Why is there no need for additional hardware-assisted address translation with TLB in an L1 cache when a cache hit occurs? Option 1: L1 caches use physical addresses. Option 2: L1 caches use TLB for address translation. Option 3: L1 caches use virtual addresses. Option 4: L1 caches don't require address translation.

When a cache hit occurs in an L1 cache, the virtual address of the data matches the address stored in the cache, allowing direct access without the need for additional address translation hardware.

Explanation:

The correct option is Option 3: L1 caches use virtual addresses. When a cache hit occurs in an L1 cache, it means that the data the processor needs is already present in the cache. The TLB (Translation Lookaside Buffer) is responsible for translating virtual addresses into physical addresses. In the case of a cache hit, the virtual address of the data matches the address stored in the cache, allowing the processor to directly access the data without the need for additional address translation hardware.

Learn more about Address Translation in L1 Cache here:

https://brainly.com/question/34403466

#SPJ11